changes that occur withiin the protein as a function of time. The x-ray pixellatea detector is assembled to the interned circuit through a bump bonding process. Within a pixel size of 1 5 O~l S~~, a low noise preamplifier-shaper, a discriminator, a 3 bit counter and the readout Iogic are integrated The read out, based on the Column Architecture principle, will accept hit rites above Sx108/cm2/s with a maximum hit rate per pixel of 1MHz. T h i s detector will allow time resolved Laue crystallography to be performed in a fhmeless operation mode, without dead time. Target specifications, architecture and p r e l i m i results on the 8x8 frontad prototype and the column readout are presented.
L INTRODUCI'ION
X-ray detection for protein crystallogmphy experiments has been relying on energy integrating media (films) or frame based imaging devices (imaging plates, phosphor screefls coupled to Charge Coupled Devices -CCDs). These detectors offer excellent spatial resolution but the h e needed to read them out is prohibitively long for time resolved aystdognphy. Phosphor screens with CCDs &out cmrently being introduced as the next genention of energy integrating devices still have read out time on the order of one second.
Smart Pixel h y s Detectors offer substantial improvements when compared with existing devices. In particular frameless readouts will enable two or three orders of magnitude in time resolution improvement for time resolved crystallography. Originally these detectors were pursued at Lawrence Berkeley National Laboratory by the High Energy Physics community in relation to its experimentd needs in charged particle tracking at low ndii, high luminosity particle colliders.
Smart The silicon diode m y is bump-bonded to the integrated circuit configuring a module ( fig.1) . The column based architecture allows the IC's output pads to be on one side of the module which will make easier the assembly of the whole detection area
The readout electronics architecture is shown in Figure 2 The individual pixel processor consists of a low-noise amplifier shaper foliowed by a comparator which provides the counting of individual photons with an energy above a programmable e n e y threshold To accommodate the very high rates, above 5.10 /cm2/s, each pixel processor has a 3 bit pre-scaler which divides the event rate by 8. Overflow from the divider which defines a pseudo fourth bit will generate a readout sequence where the pixeI's address is readout. The pixel address is converted off-chip and used to increment a loution in an histognmming memory to generate the computerized image of the h u e diagmn. An 8x8 ANALOG PIXEL PROTOTYPE lqls 80011s
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An 8x8 analog pixel prototype has been integrated in the HP 0 . 8~ 3 metal process available through MOSIS. This first prototype contains only the analog frontad Cmtegmtor&per) that will alIw us to check the connectivity of the bump bonding process as well as to characterize different detector materid to be used (Silicon, CdZnTe) . CdZnTe pixeIs with identical geometxy ~IE being developed by U.C. San Diego in association with DIGIRAD (San Diego, CA).
The third metal layer has been only used in the layout as a ground plane to shield the electronics from the detector and to prevent any coupling from the digital .Y. circuitry to the inputs. The preamplifier is coupled to the shaper ( fig. 4) The fast reset of the integrator has only a small effect on the noise pedormance and allows an infinite dynamic range. The shper's baseline is kept consmt which wouId have not been the case for longer m e t time constants due to the difkrentiat ion.
In a later prototype, the compmtor will be DC coupled to the pmp-shapcr to achieve the energy discrimination (threshold will be set around 3.6keV or loOOe-). In order to get a good threshold adjustment, the DC output voltage should be reproduced from pixel to pixel. The measurements of the 8x8 mays over 17 chips have shown that the standard deviation of the shper's output voltage is m u n d o 4 m V which correspond to 57e-(the expected value, as interpolated from Upel-. gxum et al. [3] , was around 5mV). 
Iv. ~LUMNREADOUTPROTCYRPE
A prototype of the pre-scaler and the readout logic has been integrated and tested. The pre-scaler is a 3 bit counter dividing the event rate by 8. When a pixel has accumul;lted 8 counts, the overflow bit (the pseudo fourth bit) is sent to the end of the column via the DAm-READY line ( fig.7) . The end of the coIumn generates then a synchronization signal SYNC to prevent any overwriting of the overflows whiIe the pre-sulus are counting and the readout sequence starts. The ripple logic, common to 2 columns, sends the overllowing pixel's addtess, ADRL and ADRH, to the end of the column where they are formatted and forwarded to the data acquisition logic. These addresses are analog currents generated at the pixel level The conversion of the addresses will be done externally.
When a pixel address readout is completed, the end-of+ol-umn logic sends an endsf-read signal (EOR) and pn>cesses another overflowing pixel, if any. Each pixel readout cycle takes approximately Sons. The readout sequence ends when the end-af-colwnn receives the ENAOUT of the ripple logic.
When the aquisition has stopped a read remainder cycle ( fig.8) allows to get the contents of the pre-scalers. A masking logic has also been implemented to turn off any undesirable pixel.
Every signal going through the column is a current signaI which means that the associated voltage on the line is less than 0.8Volts for a better speed and lower power consumption. The information generated by the detectors assemblies consists of the pixel address within the detector system. Dual columns of 100 pixels opentc indepcndcntly and in pmllcl to accommo-
3
The histogramming memory DSP (HSP48410 histognmmer/accumulating buffer) is configured to operate in the asynchronous mode where each address points to a 24 bit Fegister (counter) yielding to 3 10 bit x 24 bit memory.unit. The 10 bit pixel address from the column encoder is sampled and the associated pixel's 24 bit register is incremented. Figure 10 shows the actual layout of the complete pixel mdout (analog frontad and the digital readout) within ISOxlS0pm2. Analog and digital Circuits will have in&pen-dent supplies. Vm. CONCLUSIONS Time resolved h u e crystallography will be performed in a fiameless opention mode without dead time. The dual-columns opem independently regrouping in the final prototype 100 pixels. Acquisition and nxdout are done concurrently allowing a mtainable event rate of 5x108/cm2/s (1OOkHZ avmge/pixel). The fast reset capability of the integrator accommodates a sustainable peak rate/piixel of I Mhz with an infinite dynamic range. The pixel masking upabdity will allow to turn off defective pixeIs in any desired pattern-The column architecture gives the possibfity to abut modules on 3 sides for large arrays, and these into larger elements.
PCP
A full 50x50 array willbe constructed. This will bethe basic ASIC for a complete system. These building blocks will be combined into 2x2 mays modules.
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